

FEATURES

- 10 years minimum data retention in the absence of external power
- Data is automatically protected during power loss
- Unlimited write cycles
- Low-power CMOS operation
- Read and write access times as fast as 70ns
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time
- Full ± =10% Vcc operating range (DS1249Y)
- Optional ±=5% Vcc operating range (DS1249AB)
- Optional industrial temperature range of -40 to +85 , designated IND
- JEDEC standard 32-pin DIP package

PIN ASSIGNMENT

NC	1	32	V_{CC}
A16	2 2	31	A15
A14	■ 3	30 ▮	A17
A12	4	29	WE
A 7	5	28 ■	A13
A6	6	27 ■	A8
A5	1 7	26	A9
A4	■ 8	25	A11
A3	■ 9	24	ŌĒ
A2	1 0	23	<u>A10</u>
A1	1 1	22	CE
Α0	1 2	21	DQ7
DQ0	1 3	20 ■	DQ6
DQ1	1 4	19	DQ5
DQ2	1 5	18	DQ4
GND	1 6	17	DQ3

32-Pin ENCAPSULATED PACKAGE 740-mil EXTENDED

PIN DESCRIPTION

A0-A17	-Address Inputs
DQ0-DQ7	-Data In/Data Out
CE	-Chip Enable
WE	-Write Enable
ŌĒ	-Output Enable
Vcc	-Power (+5V)
GND	-Ground
NC	-No Connect

DESCRIPTION

The DS1249 2048 Nonvolatile SRAMs are 2,097,152-bit, fully static, nonvolatile SRAMs organized as 262,144 words by 8 bits. Each NV SRAM has a self-ontained lithium energy source and control circuitry which constantly monitors Vcc for an out-of tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. There is no limit on the number of write cycles which can be executed and no additional support circuitry is required for microprocessor interfacing.

READ MODE

The DS1249 devices execute a read cycle whenever $\overline{\mathtt{WE}}$ (Write Enable) is inactive (high) and $\overline{\mathtt{CE}}$ (Chip Enable) and $\overline{\mathtt{OE}}$ (Output Enable) are active (low). The unique address specified by the 18 address inputs (A0-A17) defines which of the 262,144 bytes of data is accessed. Valid data will be available to the eight data output drives within t_{ACC} (Access Time) after the last address input signal is stable, providing that $\overline{\mathtt{CE}}$ and $\overline{\mathtt{OE}}$ access times are also satisfied. If $\overline{\mathtt{OE}}$ and $\overline{\mathtt{CE}}$ access times are not satisfied, then data access must be measured from the later-occurring signal ($\overline{\mathtt{CE}}$ or $\overline{\mathtt{OE}}$) and the limiting parameter is either t_{CO} for $\overline{\mathtt{CE}}$ or t_{OE} for $\overline{\mathtt{OE}}$ rather than t_{ACC} .



WRITE MODE

The DS1249 executes a write cycle whenever the $\overline{\mathtt{WE}}$ and $\overline{\mathtt{CE}}$ signals are active (low) after address inputs are stable. The later-occurring falling edge of $\overline{\mathtt{CE}}$ or WE will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of $\overline{\mathtt{CE}}$ or $\overline{\mathtt{WE}}$. All address inputs must be kept valid throughout the write cycle. $\overline{\mathtt{WE}}$ must return to the high state for a minimum recovery time (t_{WR}) before another cycle can be initiated. The $\overline{\mathtt{OE}}$ control signal should be kept inactive (high) during write cycle to avoid bus contention. However, if the output drivers are enabled ($\overline{\mathtt{CE}}$ and $\overline{\mathtt{OE}}$ active) then $\overline{\mathtt{WE}}$ will disable the outputs in t_{ODW} from its falling edge.

DATA RETENTION MODE

The DS1249AB provides full functional capability for Vcc greater than 4.75 volts and write protects by 4.5 Volts. The DS1249Y provides full-functional capability for Vcc greater than 4.5 volts and write protects by 4.25 volts. Data is maintained in the absence of Vcc without any additional support circuitry. The nonvolatile static RAMs constantly monitor Vcc. Should the supply voltage decay, the NV SRAMs automatically write protects themselves, all inputs become "don't care," and all outputs become high impedance. As Vcc falls below approximately 3.0 volts, a power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when Vcc rises above approximately 3.0 volts, the power switching circuit connects external Vcc to the RAM and disconnects the lithium energy source. Normal RAM operation can resume after Vcc exceeds 4.75 volts for the DS1249AB and 4.5 volts for the DS1249Y.

FRESHNESS SEAL

Each DS1249 device is shipped from ARTSCHIP Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When Vcc is first applied at a level greater than V_{TP} , the lithium energy source is enabled for battery backup operation.

ABSOLUTE MAXIMUM RATINGS *

Voltage on Any Pin Relative to Ground -0.3V to +6.0V

Operating Temperature 0 to 70 , -40 to +85 for IND parts
Storage Temperature -40 to +70 , -40 to +85 for IND parts

Soldering Temperature 260 for 10 seconds

RECOMMENDED DC OPERATING CONDITIONS

(t_A: See Note 10)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
DS1249AB Power Supply Voltage	Vcc	4.75	5.0	5.25	٧	
DS1249Y Power Supply Voltage	Vcc	4.5	5.0	5.5	V	
Logic 1	V _{IH}	2.2		Vcc	V	
Logic 0	V _{IL}	0.0		0.8	V	

^{*} This is a stress rating only and functional operation of the device at these of any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.



DC ELECTRICAL

(Vcc=5V ±5% for DS1249AB)

CHARACTERISTICS

 TYP
 MAX
 UNITS
 NOTE

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	I _{IL}	-2.0		+2.0	μΑ	
I/O Leakage Current	I _{IO}	-2.0		+2.0	μΑ	
Output Current @ 2.4V	I _{OH}	-1.0			mA	
Output Current @ 0.4V	I _{OL}	2.0			mA	
Standby Current CE = 2.2V	I _{CCS1}		1.0	1.5	mA	
Standby Current CE=Vcc-0.5V	I _{CCS2}		100	150	μΑ	
Operating Current	I _{CCO1}			85	mA	
Write Protection Voltage (DS1249AB)	V _{TP}	4.50	4.62	4.75	V	
Write Protection Voltage (DS1249Y)	V _{TP}	4.25	4.37	4.5	V	

CAPACITANCE $(t_A=25)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C _{IN}		10	20	pF	
Input/Output Capacitance	C _{I/O}		10	20	pF	

AC ELECTRICAL

(Vcc=5V ±5% for DS1249AB)


CHARACTERISTICS

(t_A :See Note 10) (Vcc =5V ±10% for DS1249Y)


PARAMETER	SYMBOL	DS1249AB-70 DS1249Y-70		DS1249AB-100 DS1249Y-100		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Read Cycle Time	t _{RC}	70		100		ns	
Access Time	t _{ACC}		70		100	ns	
OE to Output Valid	t _{OE}		35		50	ns	
CE to Output Valid	t _{CO}		70		100	ns	
OE or CE to Output Active	t _{COE}	5		5		ns	5
Output High Z from Deselection	t _{OD}		25		35	ns	5
Output Hold from Address Change	t _{OH}	5		5		ns	
Write Cycle Time	t _{WC}	70		100		ns	
Write Pulse Width	t _{WP}	55		75		ns	3
Address setup Time	t _{AW}	0		0		ns	
Write Deceyany Time	t _{WR1}	5		5		ns	12
Write Recovery Time	t _{WR2}	15		15		ns	13
Output High Z from WE	t _{ODW}		25		35	ns	5
Output Active from WE	t _{OEW}	5		5		ns	5
Data Setup Time	t _{DS}	30		40		ns	4
Data Hold Time	t _{DH1}	0		0		ns	12
Data Fiold Title	t _{DH2}	10		10		ns	13



READ CYCLE




WRITE CYCLE 1






WRITE CYCLE 2



SEE NOTES 2, 3, 4, 6, 7, 8, and 13

POWER-DOWN/POWER-UP CONDITION



SEE NOTE 11



POWER-DOWN/POWER-UP TIMING

(tA:See Note 10)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc Fail Detect to CE and ₩E Inactive	t _{PD}			1.5	μs	11
Vcc slew from V _{TP} to 0V	t _F	150			μs	
Vcc slew from 0V to V _{TP}	t _R	150			μs	
Vcc Valid to CE and ₩E Inactive	t _{PU}			2	ms	
Vcc Valid to End of Write Protection	t _{REC}			125	ms	

 $(t_A=25)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Expected Data Retention Time	t _{DR}	10			years	9

WARNING:

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

NOTES:

- 1. WE is high for a Read Cycle.
- 2. $\overline{OE}=V_{IH}$ or V_{IL} . If $\overline{OE}=V_{IH}$ during write cycle, the output buffers remain in a high impedance state.
- 3. t_{WP} is specified as the logical AND of \overline{CE} and \overline{WE} . t_{WP} is measured from the latter of \overline{CE} or \overline{WE} going low to the earlier of \overline{CE} or \overline{WE} going high.
- 4. t_{DS} is measured from the earlier of \overline{CE} or \overline{WE} going high.
- 5. These parameters are sampled with a 5 pF load and are not 100% tested.
- 6. If the \overline{CE} low transition occurs simultaneously with or latter than the \overline{WE} low transition in write Cycle 1,the output buffers remain in a high-impedance state during this period.
- 7. If the $\overline{\text{CE}}$ high transition occurs prior to or simultaneously with the $\overline{\text{WE}}$ high transition, the output buffers remain in high-impedance state during this period.
- 8. If WE is low or the WE low transition occurs prior to or simultaneously with the CE low transition, the output buffers remain in a high-impedance state during this period.
- 9. Each DS1249 has a built-in switch that disconnects the lithium source until the user first applies Vcc. The expected t_{DR} is defined as accumulative time in the absence of Vcc starting from the time power is first applied by the user. This parameter is assured by component selection, process control, and design. It is not measured directly during production testing.
- 10. All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0 to 70. For industrial products (IND), this range is -40 to +85.
- 11. In a power-down conditions the voltage on any pin may not exceed the voltage on Vcc.
- 12. t_{WR1} and t_{DH1} are measured from \overline{WE} going high.
- 13. t_{WR2} and t_{DH2} are measured from \overline{CE} going high.
- 14. DS1249 modules are recognized by Underwriters Laboratory (U.L.®) under file E99151.



DC TEST CONDITIONS

Outputs Open Cycle =200ns for operating current All voltages are referenced to ground

AC TEST CONDITIONS


Output Load: 100pF +1TTL Gate Input Pulse Levels: 0 –3.0V

Timing Measurement Reference Levels


Input: 1.5V Output:1.5V

Input pulse Rise and Fall Times:5ns

ORDERING INFORMATION



DS1249Y/AB NONVOLATILE SRAM, 32-PIN,740-MIL EXTENDED MODULE



PKG	32-PIN				
DIM	MIN	MAX			
A IN.	2.080	2.100			
MM	52.83	53.34			
BIN.	0.715	0.740			
MM	18.16	18.80			
C IN.	0.395	0.405			
MM	10.03	10.29			
D IN.	0.280	0.310			
MM	7.11	7.49			
EIN.	0.015	0.030			
MM	0.38	0.76			
F IN.	0.120	0.160			
MM	3.05	4.06			
GIN.	0.090	0.110			
MM	2.29	2.79			
H IN.	0.590	0.630			
MM	14.99	16.00			
J IN.	0.008	0.012			
MM	0.20	0.30			
K IN.	0.015	0.025			
MM	0.43	0.58			